



ECE 316: Digital Logic Design

Tokyo Yamanote Line Simulator - Implementation Phase

20.08.2026

Rachit Kakkar

Summer 2026

Contents

1. Part 1 — Translating the Paper Design to Verilog	1
1.1. All Verilog source files for the module hierarchy	1
2. Part 2 — Integration and Simulation	12
2.1. AI prompts for every testbench	12
2.1.1. Controller testbench prompt	12
2.1.2. Position counter testbench prompt	15
2.1.3. Letter decoder testbench prompt	16
2.1.4. Integration testbench prompt	16
2.2. Unit-test simulation waveforms for the controller, the position counter, and the letter decoder	18
2.2.1. Controller waveform	18
2.2.2. Position counter waveform	19
2.2.3. Letter decoder waveform	19
2.3. Integration-test simulation waveform showing all integration scenarios	19
3. Part 3 — Hardware Deployment	19
3.1. Final constraints mapping	19
3.2. Synthesis and implementation reports	20
3.2.1. Utilization summary	20
3.2.2. Timing Summary	23
3.3. Which part of Lab 4a’s plan changed during implementation, and why?	23

1. Part 1 — Translating the Paper Design to Verilog

1.1. All Verilog source files for the module hierarchy

- ad_sign_top.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module ad_sign_top (
4     input wire clk,
5     input wire rst,
6     input wire BTNU,
7     input wire [0:0] sw0,
8     output wire [6:0] seg,
9     output wire [3:0] an,
10    output wire [4:0] leds,
11    output wire outedge_led
12 );
13     wire outedge;
14     // assign outedge_led = outedge; // map led to outedge (debug)
15     rising_edge_detector u_red (
16         .clk(clk),
17         .rst(rst),
18         .BTNU(BTNU),
19         .sw0(sw0),
20         .outedge(outedge)
21     );
22
23     // controller + datapath signals
24     wire dir_ld;
25     wire start_ld;
26     wire end_ld;
27     wire leds_ld;
28     wire counter_clr;
29     wire counter_en;
30     wire station_addr_sel;
31     wire [1:0] pos_ld, comp_ld;
32     wire [2:0] msg_ld;
33     wire counter_done, ride_done;
34
35     controller u_ctrl (
36         .clk(clk),
37         .rst(rst),
38         .outedge(outedge),
39         .sw0(sw0),
40         .counter_done(counter_done),
41         .ride_done(ride_done),
42         .dir_ld(dir_ld),
43         .start_ld(start_ld),
44         .end_ld(end_ld),
45         .pos_ld(pos_ld),
46         .leds_ld(leds_ld),
47         .msg_ld(msg_ld),
48         .counter_clr(counter_clr),
49         .counter_en(counter_en),
50         .comp_ld(comp_ld),
51         .station_addr_sel(station_addr_sel)
52     );
53
54     datapath u_dp (
55         .clk(clk),
56         .rst(rst),
57         .dir_ld(dir_ld),
58         .start_ld(start_ld),
59         .end_ld(end_ld),
60         .pos_ld(pos_ld),
61         .leds_ld(leds_ld),
62         .msg_ld(msg_ld),
63         .counter_clr(counter_clr),
64         .counter_en(counter_en),
65         .comp_ld(comp_ld),
66         .station_addr_sel(station_addr_sel),

```

```

67     .seg(seg),
68     .an(an),
69     .leds(leds),
70     .counter_done(counter_done),
71     .ride_done(ride_done)
72 );
73 endmodule

```

• controller.v

Verilog

```

1  `timescale 1ns / 1ps
2
3  module controller (
4      input wire clk,
5      input wire rst,
6      input wire outedge, // Unlike the skeleton, I chose to detect the rising edge OUTSIDE the
    controller
7      input wire sw0,
8      input wire counter_done,
9      input wire ride_done,
10     output reg dir_ld,
11     output reg start_ld,
12     output reg end_ld,
13     output reg [1:0] pos_ld,
14     output reg leds_ld,
15     output reg [2:0] msg_ld,
16     output reg counter_clr,
17     output reg counter_en,
18     output reg [1:0] comp_ld,
19     output reg station_addr_sel
20 );
21     reg [2:0] state, next_state;
22     // reg win_reg; // Remembers if player won or lost at exit
23
24     // localparams (inspired by FSM slides from lectures) to keep everything clear
25     localparam OFF = 3'b000;
26     localparam SELECT = 3'b001;
27     localparam RESET1 = 3'b010; // mainly to assert counter_clr
28     localparam RIDE = 3'b011;
29     localparam RESET2 = 3'b100; // again to clear clock counter
30     localparam CHECK_WIN = 3'b101;
31
32     // always @(posedge clk or posedge rst) begin
33     //     if (rst) begin
34     //         win_reg <= 1'b0;
35     //     end else if (state == RESET2) begin
36     //         win_reg <= ride_done;
37     //     end
38     // end
39
40     // Next-state logic: each button-edge pulse advances one mode in the cycle
41     always @(*) begin
42         case (state)
43             OFF: next_state = outedge ? SELECT : OFF;
44             SELECT: next_state = outedge ? RESET1 : SELECT;
45             RESET1: next_state = RIDE;
46             RIDE: next_state = outedge ? RESET2 : RIDE;
47             RESET2: next_state = CHECK_WIN;
48             CHECK_WIN: next_state = (counter_done || outedge) ? OFF : CHECK_WIN;
49             default: next_state = OFF;
50         endcase
51     end
52
53     always @(posedge clk or posedge rst) begin
54         if (rst)
55             state <= OFF;
56         else
57             state <= next_state;
58     end
59
60     // Output logic. Moore except for pos_load, which is asserted on the
61     // button edge so the new mode starts at window position 0.
62     // To do: double check msg_ld addresses

```

```

63     always @(*) begin
64         dir_ld = 1'b0;
65         start_ld = 1'b0;
66         end_ld = 1'b0;
67         pos_ld = 2'b11;
68         leds_ld = 1'b00;
69         msg_ld = 3'b000;
70         counter_clr = 1'b0;
71         counter_en = 1'b0;
72         comp_ld = 2'b00;
73         station_addr_sel = 1'b0;
74
75     case (state)
76     OFF: begin
77         dir_ld = 1'b1;
78         start_ld = 1'b1;
79         end_ld = 1'b1;
80         pos_ld = 2'b00;
81         msg_ld = 3'b000; // off
82         counter_clr = 1'b1;
83         comp_ld = 2'b00;
84     end
85
86     SELECT: begin
87         msg_ld = 3'b001; // ride to
88         // counter_en = 1'b1;
89         counter_en = !sw0; // add pause functionality
90         station_addr_sel = 1'b0;
91         comp_ld = 2'b00;
92         if (counter_done)
93             counter_clr = 1'b1;
94     end
95
96     RESET1: begin
97         msg_ld = 3'b010; // Station name
98         pos_ld = 2'b01;
99         counter_clr = 1'b1;
100        comp_ld = 2'b01;
101    end
102
103    RIDE: begin
104        msg_ld = 3'b010; // station name
105        leds_ld = 1'b1;
106        counter_en = !sw0; // add pause functionality
107        station_addr_sel = 1'b1;
108        comp_ld = 2'b01;
109        pos_ld = 2'b11;
110
111        if (counter_done) begin
112            counter_clr = 1'b1; // Resets counter for the next station stop
113            pos_ld = 2'b10;
114        end
115    end
116
117    RESET2: begin
118        counter_clr = 1'b1;
119        comp_ld = 2'b10;
120        msg_ld = ride_done ? 3'b011 : 3'b100;
121    end
122
123    CHECK_WIN: begin
124        msg_ld = ride_done ? 3'b011 : 3'b100;
125        counter_en = !sw0;
126        comp_ld = 2'b10;
127        if (counter_done)
128            counter_clr = 1'b1;
129    end
130    endcase
131 end
132 endmodule

```

- rising_edge_detector.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module rising_edge_detector(
4     input wire clk,
5     input wire rst,
6     input wire BTNU,
7     input wire sw0,
8     output reg outedge
9 );
10     reg [1:0] state, next_state;
11     wire signal;
12     assign signal = btn_db && !sw0;
13
14     // Combinational logic: next state + output.
15     always @(*) begin
16         // Hint: use a case statement on the current state.
17         case (state)
18             2'b00: outedge = 0;
19             2'b01: outedge = 1;
20             2'b10: outedge = 0;
21             default: outedge = 0;
22         endcase
23
24         // Next state
25         case ({signal, state})
26             3'b000: next_state = 2'b00;
27             3'b100: next_state = 2'b01;
28             3'b001: next_state = 2'b00;
29             3'b101: next_state = 2'b10;
30             3'b010: next_state = 2'b00;
31             3'b110: next_state = 2'b10;
32             default: next_state = 2'b00;
33         endcase
34     end
35
36     // Sequential logic on the slow clock with asynchronous reset.
37     always @(posedge clk or posedge rst) begin
38         // Hint: don't forget about the reset signal, which can be handled with an if-statement
39         if (rst)
40             state <= 2'b00;
41         else
42             state <= next_state;
43     end
44
45     // Debounce logic
46     reg btn_db;
47     reg [19:0] db_count;
48
49     always @(posedge clk or posedge rst) begin
50         if (rst) begin
51             btn_db <= 0;
52             db_count <= 0;
53         end
54         else if (BTNU == btn_db) begin
55             db_count <= 0;
56         end
57         else begin
58             db_count <= db_count + 1;
59             if (db_count == 20'hFFFFFF) begin
60                 btn_db <= BTNU;
61                 db_count <= 0;
62             end
63         end
64     end
65 endmodule

```

- datapath.v

Verilog

```

1 `timescale 1ns / 1ps
2

```

```

3 module datapath (
4     input wire clk,
5     input wire rst,
6     input wire dir_ld,
7     input wire start_ld,
8     input wire end_ld,
9     input wire [1:0] pos_ld,
10    input wire leds_ld,
11    input wire [2:0] msg_ld,
12    input wire counter_clr,
13    input wire counter_en,
14    input wire [1:0] comp_ld,
15    input wire station_addr_sel,
16    output wire [6:0] seg,
17    output wire [3:0] an,
18    output reg [4:0] leds,
19    output wire counter_done,
20    output wire ride_done
21 );
22 wire slow_clk, disp_clk;
23 // reset clk_div count at the same time as we clear the counter (which controls message
    position) to prevent first character from scrolling too fast
24 clkdiv #26 u_slow (.clk(clk), .rst(rst), .clr(counter_clr), .slow_clk(slow_clk));
25 clkdiv #17 u_disp (.clk(clk), .rst(rst), .clr(1'b0), .slow_clk(disp_clk));
26
27 // counters for randomness
28 reg dir_cnt;
29 reg [4:0] start_station_cnt;
30 reg [4:0] end_station_cnt;
31
32 reg dir_reg;
33 reg [4:0] start_reg, end_reg;
34
35 always @(posedge clk or posedge rst) begin
36     if (rst) begin
37         dir_cnt <= 1'b0;
38         start_station_cnt <= 5'b00000;
39         end_station_cnt <= 5'b00000;
40     end else begin
41         dir_cnt <= dir_cnt + 1'b1; // Should toggle / overflow back to zero?
42
43         // i'm adding start and end by different primes to ensure they don't equal each other
44         // station counters from 0 to 29
45         if (start_station_cnt == 5'b11101) // 29
46             start_station_cnt <= 5'b00000;
47         else
48             start_station_cnt <= start_station_cnt + 5'b00101; // 5
49         if (end_station_cnt == 5'b11101) // 29
50             end_station_cnt <= 5'b00000;
51         else
52             end_station_cnt <= end_station_cnt + 5'b00111; // 7
53
54     end
55 end
56
57 always @(posedge clk or posedge rst) begin
58     if (rst) begin
59         dir_reg <= 1'b0;
60         start_reg <= 5'b00000;
61         end_reg <= 5'b00000;
62     end else begin
63         if (dir_ld) dir_reg <= dir_cnt;
64         if (start_ld) start_reg <= start_station_cnt;
65         if (end_ld) end_reg <= end_station_cnt;
66     end
67 end
68
69 wire [4:0] pos;
70 pos_counter u_pos (
71     .clk(clk),
72     .rst(rst),
73     .pos_ld(pos_ld),
74     .start(start_reg),
75     .dir(dir_reg),
76

```

```

77     .pos(pos)
78 );
79
80 wire [4:0] clk_ctr;
81 clk_counter u_ctr (
82     .clk(clk),
83     .slow_clk(slow_clk),
84     .rst(rst),
85     .counter_en(counter_en),
86     .counter_clr(counter_clr),
87     .clk_ctr(clk_ctr)
88 );
89
90 wire [4:0] station_addr = (station_addr_sel) ? pos : end_reg; // Addr mux
91 wire [127:0] station_name;
92 wire [3:0] str_len;
93
94 station_name_rom u_name_rom (.addr(station_addr), .name(station_name));
95 str_len_rom u_len_rom (.addr(station_addr), .len(str_len));
96
97 reg [4:0] comp_target;
98 always @(*) begin
99     case (comp_ld)
100         2'b00: comp_target = str_len + 9; // "RIDE TO " + station name
101         2'b01: comp_target = str_len + 1; // current station string length
102         2'b10: comp_target = 5'd14; // right or wrong station message
103         default: comp_target = 5'd14;
104     endcase
105 end
106
107 // Instead of using mag_cmp like outlined in 4a
108 assign counter_done = (clk_ctr == comp_target);
109 assign ride_done = (pos == end_reg);
110
111 wire [191:0] full_msg;
112 message_mux u_msg (.msg_ld(msg_ld), .station_name(station_name), .msg(full_msg));
113
114 wire [31:0] window_disp;
115 window_select u_win (.msg(full_msg), .ctr(clk_ctr), .disp(window_disp));
116
117 wire [6:0] seg_0, seg_1, seg_2, seg_3;
118 ascii_to_7seg u_seg0 (.char(window_disp[31:24]), .seg(seg_0));
119 ascii_to_7seg u_seg1 (.char(window_disp[23:16]), .seg(seg_1));
120 ascii_to_7seg u_seg2 (.char(window_disp[15:8]), .seg(seg_2));
121 ascii_to_7seg u_seg3 (.char(window_disp[7:0]), .seg(seg_3));
122
123 time_mux_sm u_tmux (
124     .disp_clk(disp_clk),
125     .rst(rst),
126     .seg_0(seg_0),
127     .seg_1(seg_1),
128     .seg_2(seg_2),
129     .seg_3(seg_3),
130     .seg(seg),
131     .an(an)
132 );
133
134 always @(posedge clk or posedge rst) begin
135     if (rst)
136         leds <= 5'b000000;
137     else if (leds_ld)
138         leds <= pos + 1'b1;
139     else
140         leds <= 5'b000000;
141 end
142 endmodule

```

• clk_div.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module clkdiv #(
4     parameter WIDTH = 26

```

```
5 ) (  
6   input wire clk,  
7   input wire rst,  
8   input wire clr, // turns out we need to reset the clkdiv count too (which prevents the first  
   character from scrolling by fast)  
9   output wire slow_clk  
10 );  
11   reg [WIDTH-1:0] COUNT;  
12   assign slow_clk = COUNT[WIDTH-1];  
13  
14   always @(posedge clk) begin  
15       if (rst || clr) COUNT <= 0;  
16       else COUNT <= COUNT + 1;  
17   end  
18 endmodule
```

• pos_counter.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module pos_counter (
4     input wire clk,
5     input wire rst,
6     input wire [1:0] pos_ld,
7     input wire [4:0] start,
8     input wire dir,
9     output reg [4:0] pos
10 );
11 always @(posedge clk or posedge rst) begin
12     if (rst)
13         pos <= 5'b00000;
14     else begin
15         case (pos_ld)
16             2'b00: pos <= 5'b00000;
17             2'b01: pos <= start;
18             2'b10: begin
19                 if (dir == 1'b0) begin // Clockwise loop
20                     if (pos >= 5'd29)
21                         pos <= 5'd0;
22                     else
23                         pos <= pos + 1'b1;
24                 end
25                 else begin // Counter-clockwise loop
26                     if (pos == 5'd0)
27                         pos <= 5'd29;
28                     else
29                         pos <= pos - 1'b1;
30                 end
31             end
32             2'b11: pos <= pos;
33         endcase
34     end
35 end
36 endmodule

```

• clk_counter.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module clk_counter (
4     input wire clk,
5     input wire slow_clk,
6     input wire rst,
7     input wire counter_en,
8     input wire counter_clr,
9     output reg [4:0] clk_ctr
10 );
11 wire slow_clk_edge;
12
13 // this is needed so the clock counter won't count millions of times while slow_clk is high
14 // Instead of being level triggered, it counts just once on the rising edge of slow_clock
15 rising_edge_detector u_red (
16     .clk(clk),
17     .rst(rst),
18     .BTNU(slow_clk), // Bit confusing since BTNU != slow_clk, but I don't want to change the port
19     list
20     .sw0(1'b0), // hacky way to disable pause since its not needed for this rising_edge_detector
21     .outedge(slow_clk_edge)
22 );
23
24 always @(posedge clk or posedge rst) begin
25     if (rst || counter_clr) begin
26         clk_ctr <= 5'b00000;
27     end else begin
28         // if (counter_clr) begin // clear (like rst) must take precedence
29         //     clk_ctr <= 5'b00000;
30         // end else
31         if (counter_en && slow_clk_edge) begin

```

```

31         clk_ctr <= clk_ctr + 1'b1;
32     end
33 end
34 end
35 endmodule

```

- station_name_rom.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module station_name_rom (
4     input wire [4:0] addr,
5     output reg [127:0] name
6 );
7     always @(*) begin
8         case (addr)
9             5'b00000: name = "TOKYO";
10            5'b00001: name = "KANDA";
11            5'b00010: name = "AKIHABARA";
12            5'b00011: name = "OKACHIMACHI";
13            5'b00100: name = "UENO";
14            5'b00101: name = "UGUISUDANI";
15            5'b00110: name = "NIPPORI";
16            5'b00111: name = "NISHI NIPPORI";
17            5'b01000: name = "TABATA";
18            5'b01001: name = "KOMAGOME";
19            5'b01010: name = "SUGAMO";
20            5'b01011: name = "OTSUKA";
21            5'b01100: name = "IKEBUKURO";
22            5'b01101: name = "MEJIRO";
23            5'b01110: name = "TAKADANOBABA";
24            5'b01111: name = "SHIN OKUBO";
25            5'b10000: name = "SHINJUKU";
26            5'b10001: name = "YOYOGI";
27            5'b10010: name = "HARAJUKU";
28            5'b10011: name = "SHIBUYA";
29            5'b10100: name = "EBISU";
30            5'b10101: name = "MEGURO";
31            5'b10110: name = "GOTANDA";
32            5'b10111: name = "OSAKI";
33            5'b11000: name = "SHINAGAWA";
34            5'b11001: name = "TAKANAWA GW";
35            5'b11010: name = "TAMACHI";
36            5'b11011: name = "HAMAMATSUCHO";
37            5'b11100: name = "SHIMBASHI";
38            5'b11101: name = "YURAKUCHO";
39            default: name = "TOKYO";
40        endcase
41    end
42 endmodule

```

- str_len_rom.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module str_len_rom (
4     input wire [4:0] addr,
5     output reg [3:0] len
6 );
7     always @(*) begin
8         case (addr % 30)
9             5'b00000: len = 4'd5; // TOKYO
10            5'b00001: len = 4'd5; // KANDA
11            5'b00010: len = 4'd9; // AKIHABARA
12            5'b00011: len = 4'd11; // OKACHIMACHI
13            5'b00100: len = 4'd4; // UENO
14            5'b00101: len = 4'd10; // UGUISUDANI
15            5'b00110: len = 4'd7; // NIPPORI
16            5'b00111: len = 4'd13; // NISHI NIPPORI
17            5'b01000: len = 4'd6; // TABATA
18            5'b01001: len = 4'd8; // KOMAGOME

```

```

19         5'b01010: len = 4'd6; // SUGAMO
20         5'b01011: len = 4'd6; // OTSUKA
21         5'b01100: len = 4'd9; // IKEBUKURO
22         5'b01101: len = 4'd6; // MEJIRO
23         5'b01110: len = 4'd12; // TAKADANOBABA
24         5'b01111: len = 4'd10; // SHIN OKUBO
25         5'b10000: len = 4'd8; // SHINJUKU
26         5'b10001: len = 4'd6; // YOYOGI
27         5'b10010: len = 4'd8; // HARAJUKU
28         5'b10011: len = 4'd7; // SHIBUYA
29         5'b10100: len = 4'd5; // EBISU
30         5'b10101: len = 4'd6; // MEGURO
31         5'b10110: len = 4'd7; // GOTANDA
32         5'b10111: len = 4'd5; // OSAKI
33         5'b11000: len = 4'd9; // SHINAGAWA
34         5'b11001: len = 4'd11; // TAKANAWA GW
35         5'b11010: len = 4'd7; // TAMACHI
36         5'b11011: len = 4'd12; // HAMAMATSUCHO
37         5'b11100: len = 4'd9; // SHIMBASHI
38         5'b11101: len = 4'd9; // YURAKUCHO
39         default: len = 4'd5;
40     endcase
41 end
42 endmodule

```

- message_mux.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module message_mux (
4     input wire [2:0] msg_ld,
5     input wire [127:0] station_name,
6     output reg [191:0] msg
7 );
8     always @(*) begin
9         case (msg_ld)
10             3'b000: msg = {" OFF", "          "};
11             3'b001: msg = {"RIDE TO ", station_name};
12             3'b010: msg = {station_name, "          "};
13             3'b011: msg = "RIGHT STATION          "; // Exactly 24 characters
14             3'b100: msg = "WRONG STATION          "; // Exactly 24 characters
15             default: msg = {" OFF", "          "};
16         endcase
17     end
18 endmodule

```

- window_select.v

Verilog

```

1 module window_select (
2     input wire [191:0] msg,
3     input wire [4:0] ctr,
4     output wire [31:0] disp
5 );
6     wire [7:0] c0 = (ctr < 24) ? msg[(191-ctr*8) -: 8] : " ";
7     wire [7:0] c1 = (ctr+1 < 24) ? msg[(191-(ctr+1)*8) -: 8] : " ";
8     wire [7:0] c2 = (ctr+2 < 24) ? msg[(191-(ctr+2)*8) -: 8] : " ";
9     wire [7:0] c3 = (ctr+3 < 24) ? msg[(191-(ctr+3)*8) -: 8] : " ";
10
11     assign disp = {c3, c2, c1, c0};
12 endmodule

```

- ascii_to_7seg.v

Verilog

```

1 `timescale 1ns / 1ps
2
3 module ascii_to_7seg (
4     input wire [7:0] char,
5     output reg [6:0] seg
6 );

```

```

7     always @(*) begin
8         case (char)
9             "0": seg = 7'b0000001;
10            "1": seg = 7'b1001111;
11            "2": seg = 7'b0010010;
12            "3": seg = 7'b0000110;
13            "4": seg = 7'b1001100;
14            "5": seg = 7'b0100100;
15            "6": seg = 7'b0100000;
16            "7": seg = 7'b0001111;
17            "8": seg = 7'b0000000;
18            "9": seg = 7'b0000100;
19            "A": seg = 7'b0001000;
20            "B": seg = 7'b1100000;
21            "C": seg = 7'b0110001;
22            "D": seg = 7'b1000010;
23            "E": seg = 7'b0110000;
24            "F": seg = 7'b0111000;
25            "G": seg = 7'b0100001;
26            "H": seg = 7'b1001000;
27            "I": seg = 7'b1001111;
28            "J": seg = 7'b1000011;
29            "K": seg = 7'b1001000;
30            "L": seg = 7'b1110001;
31            "M": seg = 7'b0001000;
32            "N": seg = 7'b1101010;
33            "O": seg = 7'b0000001;
34            "P": seg = 7'b0011000;
35            "Q": seg = 7'b0001100;
36            "R": seg = 7'b1111010;
37            "S": seg = 7'b0100100;
38            "T": seg = 7'b1110000;
39            "U": seg = 7'b1000001;
40            "V": seg = 7'b1000001;
41            "W": seg = 7'b1000001;
42            "X": seg = 7'b1001000;
43            "Y": seg = 7'b1000100;
44            "Z": seg = 7'b0010010;
45            "!": seg = 7'b0111111;
46            default: seg = 7'b1111111;
47        endcase
48    end
49 endmodule

```

- time_mux_sm.v

Verilog

```

1 module time_mux_sm (
2     input wire disp_clk,
3     input wire rst,
4     input wire [6:0] seg_0,
5     input wire [6:0] seg_1,
6     input wire [6:0] seg_2,
7     input wire [6:0] seg_3,
8     output reg [6:0] seg,
9     output reg [3:0] an
10 );
11     reg [1:0] state, next_state;
12
13     // State transition.
14     always @(*) begin
15         case (state)
16             2'b00: next_state = 2'b01;
17             2'b01: next_state = 2'b10;
18             2'b10: next_state = 2'b11;
19             2'b11: next_state = 2'b00;
20             default: next_state = 2'b00;
21         endcase
22     end
23
24     // Output multiplexer (segments).
25     always @(*) begin
26         case (state)
27             2'b00: seg = seg_0;

```

```

28         2'b01: seg = seg_1;
29         2'b10: seg = seg_2;
30         2'b11: seg = seg_3;
31         default: seg = 7'b1111111; // all segments off (active-low)
32     endcase
33 end
34
35 // Output decoder (active-low anodes).
36 always @(*) begin
37     case (state)
38         2'b00: an = 4'b1110;
39         2'b01: an = 4'b1101;
40         2'b10: an = 4'b1011;
41         2'b11: an = 4'b0111;
42         default: an = 4'b1111;
43     endcase
44 end
45
46 // State register with reset
47 always @(posedge disp_clk or posedge rst) begin
48     if (rst) begin state <= 2'b00; end
49     else begin state <= next_state; end
50 end
51 endmodule

```

2. Part 2 — Integration and Simulation

2.1. AI prompts for every testbench

2.1.1. Controller testbench prompt

Can you write a self-checking Verilog testbench for the following controller state machine module? The intended behavior of the controller FSM is outlined in the Lab4a.pdf document, which has been attached to this prompt.

Here is the full Verilog code for the module:

Verilog

```

1 `timescale 1ns / 1ps
2
3 module controller (
4     input wire clk,
5     input wire rst,
6     input wire outedge, // Unlike the skeleton, I chose to detect the rising edge OUTSIDE the
    controller
7     input wire sw0,
8     input wire counter_done,
9     input wire ride_done,
10    output reg dir_ld,
11    output reg start_ld,
12    output reg end_ld,
13    output reg [1:0] pos_ld,
14    output reg leds_ld,
15    output reg [2:0] msg_ld,
16    output reg counter_clr,
17    output reg counter_en,
18    output reg [1:0] comp_ld,
19    output reg station_addr_sel
20 );
21    reg [2:0] state, next_state;
22    // reg win_reg; // Remembers if player won or lost at exit
23
24    // localparams (inspired by FSM slides from lectures) to keep everything clear
25    localparam OFF = 3'b000;
26    localparam SELECT = 3'b001;
27    localparam RESET1 = 3'b010; // mainly to assert counter_clr

```

```

28  localparam RIDE = 3'b011;
29  localparam RESET2 = 3'b100; // again to clear clock counter
30  localparam CHECK_WIN = 3'b101;
31
32  // always @(posedge clk or posedge rst) begin
33  //      if (rst) begin
34  //          win_reg <= 1'b0;
35  //      end else if (state == RESET2) begin
36  //          win_reg <= ride_done;
37  //      end
38  //  end
39
40  // Next-state logic: each button-edge pulse advances one mode in the cycle
41  always @(*) begin
42      case (state)
43          OFF: next_state = outedge ? SELECT : OFF;
44          SELECT: next_state = outedge ? RESET1 : SELECT;
45          RESET1: next_state = RIDE;
46          RIDE: next_state = outedge ? RESET2 : RIDE;
47          RESET2: next_state = CHECK_WIN;
48          CHECK_WIN: next_state = (counter_done || outedge) ? OFF : CHECK_WIN;
49          default: next_state = OFF;
50      endcase
51  end
52
53  always @(posedge clk or posedge rst) begin
54      if (rst)
55          state <= OFF;
56      else
57          state <= next_state;
58      end
59
60  // Output logic. Moore except for pos_load, which is asserted on the
61  // button edge so the new mode starts at window position 0.
62  // To do: double check msg_ld addresses
63  always @(*) begin
64      dir_ld = 1'b0;
65      start_ld = 1'b0;
66      end_ld = 1'b0;
67      pos_ld = 2'b11;
68      leds_ld = 1'b00;
69      msg_ld = 3'b000;
70      counter_clr = 1'b0;
71      counter_en = 1'b0;
72      comp_ld = 2'b00;
73      station_addr_sel = 1'b0;
74
75      case (state)
76          OFF: begin
77              dir_ld = 1'b1;
78              start_ld = 1'b1;
79              end_ld = 1'b1;
80              pos_ld = 2'b00;
81              msg_ld = 3'b000; // off
82              counter_clr = 1'b1;
83              comp_ld = 2'b00;
84          end
85
86          SELECT: begin
87              msg_ld = 3'b001; // ride to
88              // counter_en = 1'b1;
89              counter_en = !sw0; // add pause functionality
90              station_addr_sel = 1'b0;
91              comp_ld = 2'b00;
92              if (counter_done)
93                  counter_clr = 1'b1;
94          end
95
96          RESET1: begin
97              msg_ld = 3'b010; // Station name
98              pos_ld = 2'b01;
99              counter_clr = 1'b1;
100             comp_ld = 2'b01;
101         end
102     endcase

```

```

103     RIDE: begin
104         msg_ld = 3'b010; // station name
105         leds_ld = 1'b1;
106         counter_en = !sw0; // add pause functionality
107         station_addr_sel = 1'b1;
108         comp_ld = 2'b01;
109         pos_ld = 2'b11;
110
111         if (counter_done) begin
112             counter_clr = 1'b1; // Resets counter for the next station stop
113             pos_ld = 2'b10;
114         end
115     end
116
117     RESET2: begin
118         counter_clr = 1'b1;
119         comp_ld = 2'b10;
120         msg_ld = ride_done ? 3'b011 : 3'b100;
121     end
122
123     CHECK_WIN: begin
124         msg_ld = ride_done ? 3'b011 : 3'b100;
125         counter_en = !sw0;
126         comp_ld = 2'b10;
127         if (counter_done)
128             counter_clr = 1'b1;
129     end
130 endcase
131 end
132 endmodule

```

Requirements for the testbench:

- Generate a 100 MHz clock and proper reset
- Make sure to cycle through every state (either by pulsing outedge for one clock cycle, or in the case of the last state also test if the transition occurs when the counter_done control signal is asserted/the message has looped once)
- Make sure to check getting off at both the RIGHT and WRONG station (indicated by ride_done) to verify that a different message (indicated by msg_ld)

Here is the datapath logic which chooses the start station, end station, and direction so you can know when to get off:

```

1 // counters for randomness
2 reg dir_cnt;
3 reg [4:0] start_station_cnt;
4 reg [4:0] end_station_cnt;
5
6 reg dir_reg;
7 reg [4:0] start_reg, end_reg;
8
9 always @(posedge clk or posedge rst) begin
10     if (rst) begin
11         dir_cnt <= 1'b0;
12         start_station_cnt <= 5'b00000;
13         end_station_cnt <= 5'b00000;
14     end else begin
15         dir_cnt <= dir_cnt + 1'b1; // Should toggle / overflow back to zero?
16
17
18         // i'm adding start and end by different primes to ensure they don't equal each other
19         // station counters from 0 to 29
20         if (start_station_cnt >= 5'b11101) // 29
21             start_station_cnt <= 5'b00000;
22         else
23             start_station_cnt <= start_station_cnt + 5'b00101; // 5
24         if (end_station_cnt >= 5'b11101) // 29
25             end_station_cnt <= 5'b00000;
26         else

```

Verilog

```

27         end_station_cnt <= end_station_cnt + 5'b00111; // 7
28
29     end
30 end

```

- Also make sure to check that the state of the system “pauses” when the pause switch (sw0) is asserted (i.e. that no state transitions occur)
- Make it self checking pretty please :)

2.1.2. Position counter testbench prompt

I need a Verilog testbench for the following position counter module, which keeps track of a position 0 to 29. Based off the pos_load control signal, the counter either resets its position to 0, loads initial start value, increments or decrements based on the 1 bit input dir, or holds current value.

Here is the full Verilog code for the module:

```

1 `timescale 1ns / 1ps
2
3 module pos_counter (
4     input wire clk,
5     input wire rst,
6     input wire [1:0] pos_ld,
7     input wire [4:0] start,
8     input wire dir,
9     output reg [4:0] pos
10 );
11     always @(posedge clk or posedge rst) begin
12         if (rst)
13             pos <= 5'b00000;
14         else begin
15             case (pos_ld)
16                 2'b00: pos <= 5'b00000;
17                 2'b01: pos <= start;
18                 2'b10: begin
19                     if (dir == 1'b0) begin // Clockwise loop
20                         if (pos >= 5'd29)
21                             pos <= 5'd0;
22                         else
23                             pos <= pos + 1'b1;
24                     end
25                     else begin // Counter-clockwise loop
26                         if (pos == 5'd0)
27                             pos <= 5'd29;
28                         else
29                             pos <= pos - 1'b1;
30                     end
31                 end
32                 2'b11: pos <= pos;
33             endcase
34         end
35     end
36 endmodule

```

Requirements for the testbench:

- Generate a 100 MHz clock and proper reset
- Test initial reset
- Test loading a random start station
- Verify wraparound in both directions
- Test pos stays stable
- Make it self checking pretty please :)
- Don't forget reset >:(

2.1.3. Letter decoder testbench prompt

Can you now write a Verilog testbench for the following `ascii_to_7seg` decoder module? The module takes in an 8-bit ascii character and outputs active-low 7-segment display values.

Verilog

```

1 `timescale 1ns / 1ps
2
3 module ascii_to_7seg (
4     input wire [7:0] char,
5     output reg [6:0] seg
6 );
7     always @(*) begin
8         case (char)
9             "0": seg = 7'b0000001;
10            "1": seg = 7'b1001111;
11            "2": seg = 7'b0010010;
12            "3": seg = 7'b0000110;
13            "4": seg = 7'b1001100;
14            "5": seg = 7'b0100100;
15            "6": seg = 7'b0100000;
16            "7": seg = 7'b0001111;
17            "8": seg = 7'b0000000;
18            "9": seg = 7'b0000100;
19            "A": seg = 7'b0001000;
20            "B": seg = 7'b1100000;
21            "C": seg = 7'b0110001;
22            "D": seg = 7'b1000010;
23            "E": seg = 7'b0110000;
24            "F": seg = 7'b0111000;
25            "G": seg = 7'b0100001;
26            "H": seg = 7'b1001000;
27            "I": seg = 7'b1001111;
28            "J": seg = 7'b1000011;
29            "K": seg = 7'b1001000;
30            "L": seg = 7'b1110001;
31            "M": seg = 7'b0001000;
32            "N": seg = 7'b1101010;
33            "O": seg = 7'b0000001;
34            "P": seg = 7'b0011000;
35            "Q": seg = 7'b0001100;
36            "R": seg = 7'b1111010;
37            "S": seg = 7'b0100100;
38            "T": seg = 7'b1110000;
39            "U": seg = 7'b1000001;
40            "V": seg = 7'b1000001;
41            "W": seg = 7'b1000001;
42            "X": seg = 7'b1001000;
43            "Y": seg = 7'b1000100;
44            "Z": seg = 7'b0010010;
45            "!": seg = 7'b0111111;
46            default: seg = 7'b1111111;
47        endcase
48    end
49 endmodule

```

Requirements for the testbench:

- Iterate through a representative set of ASCII characters
- Test an unmapped/invalid character
- Make it self-checking if possible

2.1.4. Integration testbench prompt

Referencing the specification provided in the earlier Lab 4a document, as well as the instructions for Lab 4b that I have attached to this prompt, can you generate a Verilog testbench for my top-level module (`ad_sign_top`)?

Here is the full Verilog code for the top-level module:

Verilog

```

1 `timescale 1ns / 1ps
2
3 module ad_sign_top (
4     input wire clk,
5     input wire rst,
6     input wire BTNU,
7     input wire [0:0] sw0,
8     output wire [6:0] seg,
9     output wire [3:0] an,
10    output wire [4:0] leds,
11    output wire outedge_led
12 );
13    wire outedge;
14    // assign outedge_led = outedge; // map led to outedge (debug)
15    rising_edge_detector u_red (
16        .clk(clk),
17        .rst(rst),
18        .BTNU(BTNU),
19        .sw0(sw0),
20        .outedge(outedge)
21    );
22
23    // controller + datapath signals
24    wire dir_ld;
25    wire start_ld;
26    wire end_ld;
27    wire leds_ld;
28    wire counter_clr;
29    wire counter_en;
30    wire station_addr_sel;
31    wire [1:0] pos_ld, comp_ld;
32    wire [2:0] msg_ld;
33    wire counter_done, ride_done;
34
35    controller u_ctrl (
36        .clk(clk),
37        .rst(rst),
38        .outedge(outedge),
39        .sw0(sw0),
40        .counter_done(counter_done),
41        .ride_done(ride_done),
42        .dir_ld(dir_ld),
43        .start_ld(start_ld),
44        .end_ld(end_ld),
45        .pos_ld(pos_ld),
46        .leds_ld(leds_ld),
47        .msg_ld(msg_ld),
48        .counter_clr(counter_clr),
49        .counter_en(counter_en),
50        .comp_ld(comp_ld),
51        .station_addr_sel(station_addr_sel)
52    );
53
54    datapath u_dp (
55        .clk(clk),
56        .rst(rst),
57        .dir_ld(dir_ld),
58        .start_ld(start_ld),
59        .end_ld(end_ld),
60        .pos_ld(pos_ld),
61        .leds_ld(leds_ld),
62        .msg_ld(msg_ld),
63        .counter_clr(counter_clr),
64        .counter_en(counter_en),
65        .comp_ld(comp_ld),
66        .station_addr_sel(station_addr_sel),
67        .seg(seg),
68        .an(an),
69        .leds(leds),
70        .counter_done(counter_done),
71        .ride_done(ride_done)
72    );
73 endmodule


```

The testbench should verify the following integration scenarios:


1. OFF → SELECT: Press BTNU to wake the system from OFF. The sign should display the random target message “RIDE TO “
2. SELECT → RESET1 → RIDE: Press BTNU again to start the ride loop
3. RIDE → Verify that the 7-segment display steps/scrolls through stations while updating the LED pattern to the station number in binary
4. Toggling the pause switch freezes pos and clk_counter (visible as a static sseg sequence)
5. Releasing pause resumes panning from the frozen position — the next position must be the one that would have followed the frozen one, not position 0.
6. WIN → Press BTNU exactly when the train reaches the target destination station (ride_done = 1), verifying the 7 segment display pans “RIGHT STATION”.
7. LOSE → In a separate test run, press BTNU at the wrong station (ride_done = 0), verifying the 7 segment display pans “WRONG STATION”.
8. Return to OFF: Press BTNU on the win/lose screen to return the system to OFF (where the 7-segment display prints “ OFF”). Also, after the win/loss message scrolls fully, the system should automatically return to OFF on its on.

2.2. Unit-test simulation waveforms for the controller, the position counter, and the letter decoder


2.2.1. Controller waveform




2.2.2. Position counter waveform



2.2.3. Letter decoder waveform



2.3. Integration-test simulation waveform showing all integration scenarios



3. Part 3 – Hardware Deployment

3.1. Final constraints mapping

Port	Pin	Basys3 Component
clk	W5	100 MHz internal clock
BTNU	T18	Button BTNU (mode advance)
sw0	V17	Switch SW0 (pause)
leds[0]	U16	LED LD0
leds[1]	E19	LED LD1
leds[2]	U19	LED LD2
leds[3]	V19	LED LD3
leds[4]	W18	LED LD4
outedge_led	L1	LED LD15 (rising edge debug LED)
an[0]	U2	Anode AN0
an[1]	U4	Anode AN1
an[2]	V4	Anode AN2

Port	Pin	Basys3 Component
an[3]	W4	Anode AN3
seg[6]	W7	Segment <i>a</i> (active low)
seg[5]	W6	Segment <i>b</i> (active low)
seg[4]	U8	Segment <i>c</i> (active low)
seg[3]	V8	Segment <i>d</i> (active low)
seg[2]	U5	Segment <i>e</i> (active low)
seg[1]	V5	Segment <i>f</i> (active low)
seg[0]	U7	Segment <i>g</i> (active low)

3.2. Synthesis and implementation reports

3.2.1. Utilization summary

Name	Slice LUTs (20800)	Slice Registers (41600)	F7 Muxes (16300)	Slice (8150)	LUT as Logic (20800)	Bonded IOB (106)	BUFGCTRL (32)
ad_sign_top	517	134	33	170	517	21	1
u_dp (datapath)	477	105	33	156	477	0	0

```

1 Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices,
  Inc. All Rights Reserved.
2 -----
3 | Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
4 | Date       : Sun Jul 26 00:10:53 2026
5 | Host      : DESKTOP-G9KGS0U running 64-bit major release (build 9200)
6 | Command   : report_utilization -file ad_sign_top_utilization_synth.rpt -pb
  ad_sign_top_utilization_synth.pb
7 | Design    : ad_sign_top
8 | Device    : xc7a35tcbg236-1
9 | Speed File : -1
10 | Design State : Synthesized
11 -----
12
13 Utilization Design Information
14
15 Table of Contents
16 -----
17 1. Slice Logic
18 1.1 Summary of Registers by Type
19 2. Memory
20 3. DSP
21 4. IO and GT Specific
22 5. Clocking
23 6. Specific Feature
24 7. Primitives
25 8. Black Boxes
26 9. Instantiated Netlists
27
28 1. Slice Logic
29 -----
30
31 +-----+-----+-----+-----+-----+-----+

```

```

32 |      Site Type      | Used | Fixed | Prohibited | Available | Util% |
33 +-----+-----+-----+-----+-----+-----+
34 | Slice LUTs*        | 521 | 0 | 0 | 20800 | 2.50 |
35 |   LUT as Logic     | 521 | 0 | 0 | 20800 | 2.50 |
36 |   LUT as Memory    | 0 | 0 | 0 | 9600 | 0.00 |
37 | Slice Registers    | 134 | 0 | 0 | 41600 | 0.32 |
38 |   Register as Flip Flop | 134 | 0 | 0 | 41600 | 0.32 |
39 |   Register as Latch | 0 | 0 | 0 | 41600 | 0.00 |
40 | F7 Muxes           | 33 | 0 | 0 | 16300 | 0.20 |
41 | F8 Muxes           | 0 | 0 | 0 | 8150 | 0.00 |
42 | Unique Control Sets | 7 |  | 0 | 8150 | 0.09 |
43 +-----+-----+-----+-----+-----+
44 * Warning! The Final LUT count, after physical optimizations and full implementation, is typically
45   lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
46 Warning! LUT value is adjusted to account for LUT combining.
47 ** Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more
48   information regarding control sets.
49
50 1.1 Summary of Registers by Type
51 -----
52
53 +-----+-----+-----+-----+
54 | Total | Clock Enable | Synchronous | Asynchronous |
55 +-----+-----+-----+-----+
56 | 0 |  |  |  |  |
57 | 0 |  |  |  | Set |
58 | 0 |  |  |  | Reset |
59 | 0 |  |  | Set |  |
60 | 0 |  |  | Reset |  |
61 | 0 |  | Yes |  |  |
62 | 1 |  | Yes |  | Set |
63 | 88 |  | Yes |  | Reset |
64 | 0 |  | Yes | Set |  |
65 | 45 |  | Yes | Reset |  |
66 +-----+-----+-----+-----+
67
68
69 2. Memory
70 -----
71
72 +-----+-----+-----+-----+
73 |      Site Type      | Used | Fixed | Prohibited | Available | Util% |
74 +-----+-----+-----+-----+
75 | Block RAM Tile | 0 | 0 | 0 | 50 | 0.00 |
76 | RAMB36/FIFO* | 0 | 0 | 0 | 50 | 0.00 |
77 | RAMB18 | 0 | 0 | 0 | 100 | 0.00 |
78 +-----+-----+-----+-----+
79 * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one
80   FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still
81   accommodate a RAMB18E1
82
83 3. DSP
84 -----
85
86 +-----+-----+-----+-----+
87 | Site Type | Used | Fixed | Prohibited | Available | Util% |
88 +-----+-----+-----+-----+
89 | DSPs | 0 | 0 | 0 | 90 | 0.00 |
90 +-----+-----+-----+-----+
91
92 4. IO and GT Specific
93 -----
94
95 +-----+-----+-----+-----+
96 |      Site Type      | Used | Fixed | Prohibited | Available | Util% |
97 +-----+-----+-----+-----+
98 | Bonded IOB | 21 | 0 | 0 | 106 | 19.81 |
99 | Bonded IPADs | 0 | 0 | 0 | 10 | 0.00 |
100 | Bonded OPADs | 0 | 0 | 0 | 4 | 0.00 |
101 | PHY_CONTROL | 0 | 0 | 0 | 5 | 0.00 |
102 | PHASER_REF | 0 | 0 | 0 | 5 | 0.00 |

```

103	OUT_FIFO	0	0	0	20	0.00
104	IN_FIFO	0	0	0	20	0.00
105	IDELAYCTRL	0	0	0	5	0.00
106	IBUFDS	0	0	0	104	0.00
107	GTPE2_CHANNEL	0	0	0	2	0.00
108	PHASER_OUT/PHASER_OUT_PHY	0	0	0	20	0.00
109	PHASER_IN/PHASER_IN_PHY	0	0	0	20	0.00
110	IDELAYE2/IDELAYE2_FINEDELAY	0	0	0	250	0.00
111	IBUFDS_GTE2	0	0	0	2	0.00
112	ILOGIC	0	0	0	106	0.00
113	OLOGIC	0	0	0	106	0.00

114 +-----+-----+-----+-----+-----+-----+

115

116

117 5. Clocking

118 -----

119

120						
121	Site Type	Used	Fixed	Prohibited	Available	Util%
122						
123	BUFGCTRL	1	0	0	32	3.13
124	BUFIO	0	0	0	20	0.00
125	MMCME2_ADV	0	0	0	5	0.00
126	PLLE2_ADV	0	0	0	5	0.00
127	BUFMRC	0	0	0	10	0.00
128	BUFHCE	0	0	0	72	0.00
129	BUFR	0	0	0	20	0.00

130 +-----+-----+-----+-----+-----+-----+

131

132

133 6. Specific Feature

134 -----

135

136						
137	Site Type	Used	Fixed	Prohibited	Available	Util%
138						
139	BSCANE2	0	0	0	4	0.00
140	CAPTUREE2	0	0	0	1	0.00
141	DNA_PORT	0	0	0	1	0.00
142	EFUSE_USR	0	0	0	1	0.00
143	FRAME_ECCE2	0	0	0	1	0.00
144	ICAPE2	0	0	0	2	0.00
145	PCIE_2_1	0	0	0	1	0.00
146	STARTUPE2	0	0	0	1	0.00
147	XADC	0	0	0	1	0.00

148 +-----+-----+-----+-----+-----+-----+

149

150

151 7. Primitives

152 -----

153

154				
155	Ref Name	Used	Functional Category	
156				
157	LUT6	367	LUT	
158	LUT5	94	LUT	
159	FDCE	88	Flop & Latch	
160	LUT4	61	LUT	
161	FDRE	45	Flop & Latch	
162	LUT3	43	LUT	
163	MUXF7	33	MuxFx	
164	CARRY4	22	CarryLogic	
165	OBUF	16	IO	
166	LUT2	16	LUT	
167	LUT1	5	LUT	
168	IBUF	4	IO	
169	OBUFT	1	IO	
170	FDPE	1	Flop & Latch	
171	BUFG	1	Clock	

172 +-----+-----+-----+-----+-----+

173

174

175 8. Black Boxes

176 -----

177

```

178 +-----+-----+
179 | Ref Name | Used |
180 +-----+-----+
181
182
183 9. Instantiated Netlists
184 -----
185
186 +-----+-----+
187 | Ref Name | Used |
188 +-----+-----+
189
190
191 ----

```

3.2.2. Timing Summary

Design Timing Summary		
Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 1.165 ns	Worst Hold Slack (WHS): 0.176 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 179	Total Number of Endpoints: 179	Total Number of Endpoints: 133
All user specified timing constraints are met.		

3.3. Which part of Lab 4a's plan changed during implementation, and why?

For the most part, Lab 4a's plan was followed fairly closely while implementing the system in Verilog. The top-level controller state machine, core datapath structure, and overall interfaces remained intact. Only a few small changes were made to simplify the development of the Verilog code. For example, instead of having a whole separate magnitude comparator module (mag_cmp) and instantiating it in our datapath, a logical operator was used instead¹. Similarly, I replaced the LFSRs with clock counters for randomness, as the clock cycles so fast that when the user presses at any given moment the current value of the start and end station (as well as direction) appear random². This has the effect of simplifying things, as well as making the testbench deterministic. Other minor implementation changes include changing the addresses used to select the current message (collapsing everything into one mux instead of two) and modifying the port list to add sw0 as an input to the controller so that pause functionality could be implemented.

There were also some minor timing issues that I noticed and proactively fixed. For example, a rst signal was added to the port list of many different modules (like the rising_edge_detector FSM) to ensure the initial state would be correct. Also, the wraparound check was moved to when pos was actively incremented or decremented to prevent it from being 31 for one clock cycle³. Moreover, a new rising_edge_detector instance was added to clk_counter so it wouldn't count for millions of clock cycles every time slow clock went high. In the same manner, the slow_clk count was reset at the same time as the clk_counter to prevent the system from being in the middle of a slow_clk cycle during a transition (which would cause the first character to scroll by very fast).

¹As seen in lines like assign counter_done = (clk_ctr == comp_target)

²Prime numbers are used so the start doesn't equal the end

³Even using a modulo wouldn't work since -1 underflows to 31